Toshiba H1 Series Data Book page 659

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

(5) SDRAM initializes timing
SDCLK
SDxxDQM
t
CMS
SDCS
SDRAS
SDCAS
t
CMH
SDWE
A0~A9
t
t
AS
AH
A10
A11~A15
t
CK
t
RC
t
t
CMS
CMH
92CZ26A-656
t
t
CMS
CMH
TMP92CZ26A
t
t
CMH
CMS
220
0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents