Toshiba H1 Series Data Book page 183

3.8 Memory Controller (MEMC)
3.8.1 Functions
TMP92CZ26A has a memory controller with a variable 4-block address area that controls as
follows.
(1) 4-block address area support
Specifies a start address and a block size for 4-block address area (block0 to 3).
* SRAM or ROM
* SDRAM
* Page-ROM
* NAND-Flash
(2) Connecting memory specifications
Specifies SRAM, ROM, SDRAM as memories to connect with the selected address areas.
(3) Data bus width selection
Whether 8-bit or 16bit is selected as the data bus width of the respective block address areas.
(4) Wait control
Wait specification bit in the control register and WAIT input pin control the number of waits
in the external bus cycle. The number of waits of read cycle and write cycle can be specified
individually. The number of waits is controlled in 15 mode mentioned below.
: All CS-blocks (CS0 to CS3) are supported.
: Either CS1 or CS2-blocks is supported.
: Only CS2-blocks is supported.
: CS setting is not needed. If using NAND-Flash, set
BROMCR<CSDIS> to "1" as external area for avoiding
conflicting with other CS memory.
0 to 10 wait, 12wait,
16 wait, 20 wait
4+N wait (controls with WAIT pin)
92CZ26A-180
TMP92CZ26A