Toshiba H1 Series Data Book page 340

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

Main routine
← X
P9CR
← −
P9FC
← −
SC0MOD0
← −
SC0CR
← 0
BR0CR
← X
INTES0
Interrupt routine
← SC0CR AND 00011100
A
CC
≠ 0 then ERROR
if A
CC
← SC0BUF
A
CC
X: Don't care, −: No change
(4) Mode 3 (9-Bit UART Mode)
9-Bit UART Mode is selected by setting SC0MOD0<SM1:0> to 11. In this mode
parity bit cannot be added.
In the case of transmission the MSB (9th bit) is written to SC0MOD0<TB8>. In the
case of receiving it is stored in SC0CR<RB8>. When the buffer is written and read, the
MSB is read or written first, before the rest of the SC0BUF data.
Wake-up function
In 9-Bit UART Mode, the wake-up function for slave controllers is enabled by
setting SC0MOD0<WU> to 1. The interrupt INTRX0 can only be generated
when<RB8> = 1.
TXD
RXD
Master
Note: The TXD pin of each slave controller must be in Open-Drain Output Mode.
Figure 3.14.17 Serial Link using Wake-up function
7
6
5
4
3
2
1
0
X
X
X
X
0
X
X
X
X
1
1
0
0
1
0
1
0
0
1
1
0
0
0
1
0
0
X
0
0
0
TXD
RXD
Slave1
92CZ26A-337
Set P91 to function as the RXD0 pin.
Enable receiving in 8-bit UART mode.
Add odd parity.
Set the transfer rate to 9600 bps.
Enable the INTTX0 interrupt and set it to interrupt
level 4.
Check for errors
Read the received data
TXD
RXD
TXD
Slave 2
TMP92CZ26A
RXD
Slave 3

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents