Toshiba H1 Series Data Book page 366

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

<TRX>
<AL>
<AAS> <AD0>
1
1
1
1
0
0
1
1
0
0
1
0
0
Table 3.15.2 Operation in the slave mode
Conditions
The TMP92CZ26A loses arbitration
when transmitting a slave address and
0
receives a slave address for which the
value of the direction bit sent from
another master is "1".
In Salve Receiver Mode, the
TMP92CZ26A receives a slave address
0
for which the value of the direction bit
sent from the master is "1".
In Salve Transmitter Mode, a single
0
word of is transmitted.
The TMP92CZ26A loses arbitration
when transmitting a slave address and
1/0
receives a slave address or GENERAL
CALL for which the value of the direction
bit sent from another master is "0".
The TMP92CZ26A loses arbitration
0
when transmitting a slave address or
data and terminates word data transfer.
In Slave Receiver Mode, the
TMP92CZ26A receives a slave address
1/0
or GENERAL CALL for which the value
of the direction bit sent from the master
is "0".
In Slave Receiver Mode, the
1/0
TMP92CZ26A terminates receiving
word data.
92CZ26A-363
TMP92CZ26A
Process
Set the number of bits a word in
<BC2:0> and write the transmitted data
to SBIDBR
Check the <LRB> setting. If <LRB> is
set to "1", set <PIN> to "1" since the
receiver win no request the data which
follows. Then, clear <TRX> to "0" to
release the bus. If <LRB> is cleared to
"0", set <BC2:0> to the number of bits in
a word and write the transmitted data to
SBIDBR since the receiver requests
next data.
Read the SBIDBR for setting the <PIN>
to "1" (reading dummy data) or set the
<PIN> to "1".
Set <BC2:0> to the number of bits in a
word and read the received data from
SBIDBR.

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents