Table of Contents
Advertisement
(14) 8-bit timer (1/2)
Symbol
Name
Address
TMRA45
TA45RUN
RUN
1110H
register
1112H
8-bit timer
TA4REG
(Prohibit
register 4
RMW)
1113H
8-bit timer
TA5REG
(Prohibit
register 5
RMW)
TMRA45
TA45MOD
MODE
1114H
register
TMRA5
1115H
Flip-Flop
TA5FFCR
(Prohibit
control
RMW)
register
TMRA67
TA67RUN
RUN
1118H
register
111AH
8-bit timer
TA6REG
(Prohibit
register 2
RMW)
111BH
8-bit timer
TA7REG
(Prohibit
register 3
RMW)
TMRA67
TA67MOD
MODE
111CH
register
TMRA7
111DH
Flip-Flop
TA7FFCR
(Prohibit
control
RMW)
register
7
6
5
TA4RDE
R/W
0
Double
buffer
0: Disable
1: Enable
TA45M1
TA45M0
PWM41
0
0
0
Operation mode
PWM cycle
00: 8-bit timer mode
00: Reserved
01: 16-bit timer mode
01: 2
10: 8-bit PPG mode
10: 2
11: 8-bit PWM mode
11: 2
TA6RDE
R/W
0
Double
buffer
0: Disable
1: Enable
TA67M1
TA67M0
PWM61
0
0
0
Operation mode
PWM cycle
00: 8-bit timer mode
00: Reserved
01: 16-bit timer mode
01: 2
10: 8-bit PPG mode
10: 2
11: 8-bit PWM mode
11: 2
92CZ26A-733
4
3
I2TA45
0
IDLE2
0: Stop
1: Operate
−
W
0
−
W
0
PWM40
TA5CLK1 TA5CLK0 TA4CLK1 TA4CLK0
R/W
0
0
Source clock for TMRA5
00: TA4TRG
01: φ T1
6
10: φ T16
7
11: φ T256
8
TA5FFC1 TA5FFC0
W
1
00: Invert TA5FF
01: Set TA5FF
10: Clear TA5FF
11: Don't care
I2TA67
0
IDLE2
0: Stop
1: Operate
−
W
0
−
W
0
PWM60
TA7CLK1 TA7CLK0 TA6CLK1 TA6CLK0
R/W
0
0
Source clock for TMRA7
00: TA6TRG
01: φ T1
6
10: φ T16
7
11: φ T256
8
TA7FFC1 TA7FFC0
W
1
00: Invert TA7FF
01: Set TA7FF
10: Clear TA7FF
11: Don't care
TMP92CZ26A
2
1
0
TA45PRUN TA5RUN
TA4RUN
R/W
0
0
TMRA45
Up counter
Up counter
prescaler
(UC5)
(UC4)
0: Stop and clear
1: Run (Count up)
0
0
Source clock for TMRA4
00: 32KHz clock
01: φ T1
10: φ T4
11: φ T16
TA5FFIE
TA5FFIS
R/W
1
0
TA5FF
TA5FF
control for
inversion
inversion
select
0: Disable
0: TMRA4
1: Enable
1: TMRA5
TA67PRUN TA7RUN
TA6RUN
R/W
0
0
TMRA67
Up counter
Up counter
prescaler
(UC7)
(UC6)
0: Stop and clear
1: Run (Count up)
0
0
Source clock for TMRA6
00: 32KHz clock
01: φ T1
10: φ T4
11: φ T16
TA7FFIE
TA7FFIS
R/W
1
0
TA7FF
TA7FF
control for
inversion
inversion
select
0: Disable
0: TMRA6
1: Enable
1: TMRA7
0
0
0
0
0
0
Advertisement
Table of Contents
