Table of Contents
Advertisement
Number of
Pin name
Pins
PF0
1
I2S0CKO
PF1
1
I2S0DO
PF2
1
I2S0WS
PF3
1
I2S0WS
PF4
1
I2S1CKO
PF5
1
I2S1WS
PF7
1
SDCLK
PG0 to PG1
2
AN0 to AN1
PG2
AN2
1
MX
PG3
AN3
1
MY
ADTRG
PG4 to PG5
2
AN4 to AN5
PJ0
SDRAS
1
SRLLB
PJ1
SDCAS
1
SRLUB
PJ2
1
SDWE
SRWR
PJ3
1
SDLLDQM
PJ4
1
SDLUDQM
PJ5
1
NDALE
PJ6
1
NDCLE
PJ7
1
SDCKE
Table 2.2.1 Pin names and functions (3/6)
I/O
I/O
Port F0: I/O port.
Output
Outputs clock of I2S0.
I/O
Port F1: I/O port.
Output
Outputs data of I2S0.
I/O
Port F2: I/O port.
Output
Outputs word select signal of I2S0.
I/O
Port F3: I/O port.
Output
Outputs clock of I2S1.
I/O
Port F4: I/O port.
Output
Outputs data of I2S1.
I/O
Port F5: I/O port.
Output
Outputs word select signal of I2S1.
Output
Port F7: Output port.
Output
Clock for SDRAM.
Input
Port G0 to G1: Input port.
Input
Analog input pin 0 to 1 : Input pin of A/D converter.
Input
Port G2: Input port.
Input
Analog input pin 2 : Input pin of A/D converter.
Output
X-Minus : Pin connected to X- pin for Touch Screen I/F.
Input
Port G3: Input port.
Input
Analog input pin 3 : Input pin of A/D converter.
Output
Y-Minus : Pin connected to Y- pin for Touch Screen I/F.
Input
A/D Trigger : Request signal of A/D start.
Input
Port G4 to G5: Input port.
Input
Analog input pin 4 to 5 : Input pin of A/D converter.
Output
Port J0: Output port.
Output
Outputs strobe signal of SDRAM row address.
Output
Data enable signal for D0 to D7 of SRAM.
Output
Port J1: Output port.
Output
Outputs strobe signal of SDRAM column address.
Output
Data enable signal for D8 to D15 of SRAM.
Output
Port J2: Output port.
Output
Outputs write enable signal of SDRAM.
Output
Write enable of SRAM: Outputs strobe signal to write data.
Output
Port J3: Output port.
Output
Data enable signal for D0 to D7 of SDRAM.
Output
Port J4: Output port.
Output
Data enable signal for D8 to D15 of SDRAM.
I/O
Port J5: I/O port.
Output
Address latch enable signal of NAND Flash.
I/O
Port J6: I/O port.
Output
Command latch enable signal of NAND Flash.
Output
Port J7: Output port.
Output
Clock enable signal of SDRAM.
92CZ26A-10
Functions
TMP92CZ26A
Advertisement
Table of Contents
