Toshiba H1 Series Data Book page 8

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

(AN0 to AN1)PG0 to PG1
(AN2, MX)PG2
(AN3, MY, ADTRG )PG3
(AN4 to AN5)PG4 to PG5
AVCC, AVSS
VREFH, VREFL
(PX, INT4)P96
(PY)P97
(TXD0)P90
(RXD0)P91
(CTS0, SCLK0)P92
(I2S0CKO)PF0
(I2S0DO)PF1
(I2S0WS)PF2
(I2S1CKO)PF3
(I2S1DO)PF4
(I2S1WS)PF5
(SDA)PV6
(SCL)PV7
D+
D -
(X1USB) PX5
(TA0IN, INT1)PC1
(TA1OUT, MLDALM)PM1
(TA2IN, INT3)PC3
(TA3OUT)PP1
(TA5OUT)PP2
(TA7OUT, INT5)PP3
(TB0IN0, INT6)PP4
(TB0OUT0)PP6
(TB1IN0, INT7)PP5
(TB1OUT0)PP7
(SPDI)PR0
(SPDO)PR1
(
) PR2
SPCS
(SPCLK)PR3
(LCP0)PK0
(LLOAD)PK1
(LFR)PK2
(LVSYNC)PK3
(LHSYNC)PK4
(LGOE2 to 0)PK7 to 5
(LD7 to 0)PL7 to 0
(LD15 to 8)PT7 to 0
(LD22 to 16)PU6 to 0
(
)PU7
LD23, EO_TRGOUT
(CLKOUT, LDIV)PX4
PX7
( SDRAS , SRLLB )PJ0
( SDCAS , SRLUB )PJ1
( SDWE , SRWR )PJ2
(SDLLDQM)PJ3
(SDLUDQM)PJ4
(SDCKE)PJ7
(SDCLK)PF7
10-bit 6ch
AD
Converter
XWA
Touch Screen
XBC
I/F
(TSI)
XDE
XHL
SERIAL I/O
SIO0
XIX
XIY
2
I
S
2
(I
S0)
XIZ
2
I
S
XSP
2
(I
S1)
2
SBI (I
Cbus)
USB
Controller
8BIT TIMER
WATCH-DOG TIMER
(TMRA0)
8BIT TIMER
(TMRA1)
8BIT TIMER
(TMRA2)
8BIT TIMER
(TMRA3)
8BIT TIMER
(TMRA4)
8BIT TIMER
(TMRA5)
8BIT TIMER
(TMRA6)
8BIT TIMER
(TMRA7)
16BIT TIMER
(TMRB0)
16BIT TIMER
(TMRB1)
SPI
Controller
LCD
Controller
SDRAM
Controller
Figure 1.1 Block Diagram of TMP92CZ26A
900/H1 CPU
W
A
B
C
D
E
H
L
IX
IY
IZ
SP
32bit
SR
F
P C
MMU
MAC
DMAC
288KB RAM
BOOT ROM 8KB
92CZ26A-5
TMP92CZ26A
DVCC3A [12]
DVCC3B [1]
DVCC1A [5]
DVCC1B [1]
DVSSCOM
DVCC1C [1]
PLL
DVSS1C [1]
X1
H-OSC
X2
Clock gear
XT1
L-OSC
XT2
RESET
DBGE
AM [1:0]
PZ0 (EI_PODDATA)
PZ1 (EI_SYNCLK)
PZ2 (EI_PODREQ)
PZ3(EI_REFCLK)
PZ4(EI_TRGIN)
DSU
PZ5(EI_COMRESET)
PZ6(EO_MCUDATA)
PZ7(EO_MCUREQ)
PM7 (PWE)
PMC
Interrupt
PC0 (INT0)
PC2 (INT2)
Controller
D0 to D7
PORT1
P10 to P17 (D8 to D15)
P40 to P47 (A0 to A7)
PORT4
P50 to P57 (A8 to A15)
PORT5
P60 to P67 (A16 to A23)
PORT6
P70 (
RD
P73 (EA24)
PORT7
P74 (EA25)
P75(R/
P76 (
P80 (
P81 (
PORT8
P82 (
P83 (
P84 (
P85 (
P71 (
P72 (
NAND-FLASH
P86 (
P87 (
I/F (2ch)
PJ5 (NDALE)
PJ6 (NDCLE)
PA0 to PA7 (KI0 to KI7)
KEY-BOARD
PN0 to PN7 (KO0 to KO7)
I/F
PC7 (KO8)
PM2 (
RTC
MELODY/
ALARM-OUT
PV3
PORTV
PV4
PV0 (SCLK0)
PV1
PV2
PW7 to 0
PC4 (EA26)
PC5 (EA27)
PC6 (EA28)
)
, NDR/
)
W
B
)
WAIT
)
CS
0
,
)
CS
1
SDCS
,
,
)
CS
2
CSZA
SDCS
,
)
CS
3
CSXA
)
CSZB
)
CSZC
,
)
WRLL
NDRE
,
)
WRLU
NDWE
,
)
CSZD
ND
0
CE
,
)
CSXB
ND
1
CE
,
)
ALARM
MLDALM

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents