Table of Contents
Advertisement
bit Symbol
PP7
PP
(0060H)
Read/Write
After reset
PPCR
bit Symbol
(0062H)
Read/Write
After reset
Function
bit Symbol
PP7F
PPFC
Read/Write
(0063H)
After reset
Function
0:Port
1:TB1OUT0
PP7D
PPDR
bit Symbol
(0098H)
Read/Write
After reset
Function
PP3 setting
<
<PP3C>
0
<PP3F>
0
Input port
1
INT5 input
TA7OUT output
Note1: Read-Modify-Write is prohibited for the registers PPCR, PPFC.
Note2: When setting PP5, PP4, PP3 pins to INT7,INT6,INT5 input, set PPDR<PP5D:3D> to "0000" (prohibit input), and when
driving PP5,PP4,PP3 pins to "0", execute HALT instruction. This setting generates INT7, INT6, and INT5 inside. If don't using
external interrupt in HALT condition, set like an interrupt don't generated.
7
6
5
PP6
PP5
0
0
Port P control register
7
6
5
PP5C
0
Port P function register
7
6
5
PP6F
PP5F
0
0
0
0:Port
1:TB0OUT0
Port P drive register
7
6
5
PP6D
PP5D
1
1
1
Input/Output buffer drive register for standby mode
PP2 setting
<PP2C>
>
1
<PP2F>
Output port
0
Input port
Don't setting
1
PP5 setting
<PP5C>
<PP5F>
0
Input port
1
INT7 input
Figure 3.7.48 Register for Port P
92CZ26A-160
Port P register
4
3
PP4
PP3
R/W
Data from external port
(Output latch register is cleared to "0")
4
3
PP4C
PP3C
W
0
0
0: Input 1: Output
4
3
PP4F
PP3F
W
0
0
Refer to following table
4
3
PP4D
PP3D
R/W
1
1
PP1 setting
<PP1C>
0
1
<PP1F>
Output port
TA5OUT output
PP4 setting
<PP4C>
0
1
<PP4F>
Output port
TB1IN0 input
TMP92CZ26A
2
1
0
PP2
PP1
2
1
0
PP2C
PP1C
0
0
2
1
0
PP2F
PP1F
0
0
2
1
0
PP2D
PP1D
1
1
>
0
1
0
Input port
Output port
Don't setting
TA3OUT output
1
0
1
0
Input port
Output port
1
INT6 input
TB0IN0 input
Advertisement
Table of Contents
