Toshiba H1 Series Data Book page 513

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

3.19.2 SFRs
bit Symbol
LCDMODE0
Read/Write
(0280H)
After reset
Function
Note: When SDRAM is used as the LCDC's display RAM, it can only be accessed by "burst 1-clock access".
bit Symbol
LCDMODE1
Read/Write
(0281H)
After reset
Function
Note: <LDINV>=1 inverts all output data on the LD bus. However, the LDIV signal that indicates the inversion of
output data by auto bus inversion remains unchanged.
bit Symbol
LCDSIZE
(0284H)
Read/Write
After reset
Function
Note:
Although the TMP92CZ26A contains 288 Kbytes of RAM that can be used as display RAM, it may not be
enough depending on display size and color mode.
LCDMODE0 Register
7
6
SCPW1
RAMTYPE1
RAMTYPE0
R/W
R/W
0
0
Display RAM
LD bus transfer speed
SCPW2= 0
00: Internal RAM
01: External SRAM
10: SDRAM
11: Reserved
SCPW2= 1
LCDMODE1 Register
7
6
LDC2
LDC1
LDC0
R/W
R/W
R/W
0
0
Data rotation function
(Supported for 64K-color: 16bps
only)
000: Normal
100: 90-degree
001: Horizontal flip 101: Reserved
010: Vertical flip
110: Reserved
011: Horizontal & vertical flip
111: Reserved
LCD Size Setting Register
7
6
COM3
COM2
COM1
R/W
R/W
R/W
0
0
Common setting
0000: Reserved
1000: 320
0001: 64
1001: 480
0010: 96
1010: Reserved
0011: 120
1011: Reserved
0100: 128
1100: Reserved
0101: 160
1101: Reserved
0110: 200
1110: Reserved
0111: 240
1111: Reserved
92CZ26A-510
5
4
SCPW0
MODE3
R/W
R/W
R/W
1
1
Mode selection
0000: Reserved
00: 2-clk
0001: SR (mono)
01: 4-clk
0010: SR (4-gray)
10: 8-clk
0011: Reserved
11: 16-clk
0100: SR (16-gray)
00: 6-clk
0101: SR (64-gray) 1101:TFT(256K-,16M-color)
01: 12-clk
0110: STN (256-color) 1110 : Reserved
10: 24-clk
0111:STN (4096-color)1111: Reserved
11: 48-clk
5
4
3
LDINV
AUTOINV
R/W
R/W
0
0
0
LD bus
Auto bus
inversion
inversion
0: Disable
0: Normal
1: Enable
1: Invert
(Valid only
for TFT)
5
4
3
COM0
SEG3
R/W
R/W
0
0
0
Segment setting
0000: Reserved
0001: 64
0010: 128
0011: 160
0100: 240
0101: 320
0110: 480
0111: 640
TMP92CZ26A
3
2
1
MODE2
MODE1
R/W
R/W
0
0
0
1000: Reserved
1001: Reserved
1010: TFT (256-color)
1011: TFT (4096-color)
1100: TFT (64K-color)
2
1
INTMODE
FREDGE
R/W
W
0
0
Interrupt
LFR edge
selection
0: LHSYNC
0:LLOAD
Front Edge
1:LVSYNC
1:LHSYNC
Rear Edge
2
1
SEG2
SEG1
R/W
R/W
0
0
1000: Reserved
1001: Reserved
1010: Reserved
1011: Reserved
1100: Reserved
1101: Reserved
1110: Reserved
1111: Reserved
0
MODE0
R/W
0
0
SCPW2
W
0
LD bus
Trance
Speed
0: normal
1: 1/3
0
SEG0
R/W
0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents