Tms320C6211/C6711 Emif Prioritization Of Requests - Texas Instruments TMS320C6201 Reference Manual

Tms320c6000 series peripherals
Hide thumbs Also See for TMS320C6201:
Table of Contents

Advertisement

Memory Request Priority
9.8.2
TMS320C6211/C6711 Memory Request Priority
Table 9–21. TMS320C6211/C6711 EMIF Prioritization of Requests
9-62
The 'C6211/C6711 has fewer interface requestors because the data memory
controller (DMC), program memory controller (PMC), and EDMA transactions
are processed by the EDMA. Other requestors include the hold interface and
internal EMIF operations, including mode register set (MRS) and refresh
(REFR).
Priority
Highest
Lowest
Requestor
External hold
Mode register set
refresh
EDMA – DMC
EDMA – PMC
EDMA – DMA

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tms320c6701Tms320c6711Tms320c6211Tms320c6202

Table of Contents