Read This First - Texas Instruments TMS320C6201 Reference Manual

Tms320c6000 series peripherals
Hide thumbs Also See for TMS320C6201:
Table of Contents

Advertisement

About This Manual
Notational Conventions
This reference guide describes the on-chip peripherals of the TMS320C6000
digital signal processors (DSPs). Main topics are the program memory, the data
memory, the direct memory access (DMA) controller, the enhanced DMA control-
ler (EDMA), the host-port interface (HPI), the exansion bus, the external memory
interface (EMIF), the boot configuration, the multichannel buffered serial ports
(McBSPs), the timers, the interrupt selector and external interrupts, and the pow-
er-down modes.
The TMS320C62x ('C62x) and the TMS320C67x ('C67x) generations of digi-
tal signal processors make up the TMS320C6000 platform of the TMS320
family of digital signal processors. The 'C62x devices are fixed-point DSPs,
and the 'C67x devices are floating-point DSPs. The TMS320C6000 ('C6000)
is the first DSP to use the VelociTI
advanced VLIW (very long instruction word) architecture. The VelocTI archite-
chure makes the 'C6x an excellent choice for multichannel, multifunction, and
high data rate applications.
This document uses the following conventions:
Program listings, program examples, names are shown in a
. Here is a sample program listing:
font
LDW .D1
*A0,A1
ADD .L1
A1,A2,A3
NOP
3
MPY .M1
A1,A4,A5
Throughout this book MSB means most significant bit, and LSB means
least significant bit .

Read This First

architecture, a high-performance,
Contents
Preface
special
iii

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tms320c6701Tms320c6711Tms320c6211Tms320c6202

Table of Contents