Inter-Ic Sound (Iis) Timing; Mcbsp Receive/Transmit Frame Length 1/2 Configuration - Texas Instruments TMS320C6201 Reference Manual

Tms320c6000 series peripherals
Hide thumbs Also See for TMS320C6201:
Table of Contents

Advertisement

Figure 11–9.Inter-IC Sound (IIS) Timing
CLK(R/X)
FS(R/X)
D(R/X)
11.3.4.4 Frame Length: (R/X)FRLEN(1/2)
Table 11–10. McBSP Receive/Transmit Frame Length 1/2 Configuration
(R/X)PHASE
(R/X)FRLEN1
0
0
1
0
FWID
B7
B6
B5
B2
Frame length can be defined as the number of serial elements transferred per
frame. The length corresponds to the number of elements or logical time slots or
channels per frame synchronization signal. The 7-bit (R/X)FRLEN(1/2) field in the
(R/X)CR supports up to 128 elements per frame, as shown in Table 11–10.
(R/X)PHASE = 0 selects a single-phase data frame, and (R/X)PHASE = 1 selects
a dual-phase frame for the data stream. For a single-phase frame, the value of
FRLEN2 does not matter. Program the frame length fields with ( w minus 1),
where w represents the number of elements per frame. For Figure 11–8,
(R/X)FRLEN1 = 1 or 0000001b and (R/X)FRLEN2 = 2 or 0000010b.
(R/X)FRLEN2
n
127
x
n
127
0
m
Phase 1
FPER
B1
B0
Frame Length
Single-phase frame; (n+1) words per frame
127
Dual-phase frame; (n+1) plus (m+1) words per frame
Multichannel Buffered Serial Ports
Data Transmission and Reception
Phase 2
C15
C14
C0
11-27

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tms320c6701Tms320c6711Tms320c6211Tms320c6202

Table of Contents