Seamless Sdram Write - Texas Instruments TMS320C6201 Reference Manual

Tms320c6000 series peripherals

Hide thumbs Also See for TMS320C6201:

Table of Contents

SDRAM Interface

Figure 9–29. Seamless SDRAM Write

Seamless write transfers are accomplished in the same way. First, bank 0 is

opened and after Trcd cycles, the write burst can begin. During the first write

burst, a page in bank 1 can be opened. This allows the write to bank 1 to begin

immediately after the write burst to bank 0 ends, as shown in Figure 9–29.

Write B0,n ACTV B1

Chapters

Table of Contents