-
12Table of Contents
-
25CPU Registers/Interrupt Latency
- 301 Introduction
- 372 Architectural Overview
- 38Overview
-
-
-
-
-
-
- 57Interrupts
- 58Peripherals
-
- 59Timers
- 59Serial Ports
-
-
-
-
-
-
-
- 107Integer Formats
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- 1546 Addressing Modes
- 155Addressing Types
-
-
-
-
-
-
- 183Stacks
-
-
- 184Queues
-
-
- 1857 Program Flow Control
- 186Repeat Modes
- 188Rptb Instruction
- 193Delayed Branches
-
-
-
-
-
-
-
- 222Dma Interrupts
-
-
-
- 231Flow of Traps
- 234IDLE2 Timing
- 236LOPOWER Timing
- 236MAXSPEED Timing
-
- 2378 Pipeline Operation
-
- 244Memory Conflicts
- 2679 Tms320C30 and Tms320C31 External-Memory Interface
-
- 278BNKCMP Example
-
-
- 308Status Register
-
-
- 342Bus Timing
-
-
- 394Serial Ports
-
-
- 427Dma Controller
-
- 430Dma Registers
-
-
- 460Instruction Set
-
-
-
-
-