Table 7-10. External Memory Controller Register Summary; Register Reference - Sharp LH79524 User Manual

Table of Contents

Advertisement

External Memory Controller

7.5 Register Reference

The base address for the EMC is 0xFFFF1000.
7.5.1 Memory Map
Table 7-10 Summarizes the EMC registers.
ADDRESS
OFFSET
0x000
0x004
0x008
0x00C to
0x01C
0x020
0x024
0x028
0x02C
0x030
0x034
0x038
0x03C
0x040
0x044
0x048
0x04C
0x050
0x054
0x058
0x05C to
0x07C
0x080
0x084 to
0x0FC
0x100
0x104
0x108 to
0x11C
0x120
0x124
0x128 to
0x1FC
7-28

Table 7-10. External Memory Controller Register Summary

REGISTER
CONTROL
Control Register
STATUS
Status Register
CONFIG
Configuration Register
///
Reserved
DYNMCTRL
Dynamic Memory Control Register
DYNMREF
Dynamic Memory Refresh Timer
DYNRCON
Dynamic Memory Read Configuration Register
///
Reserved
PRECHARGE
Dynamic Memory Precharge Command Period
DYNM2PRE
Dynamic Memory Active to Precharge Command Period
REFEXIT
Dynamic Memory Self-Refresh Exit Time
DOACTIVE
Dynamic Memory Last Data Out to Active Time
DIACTIVE
Dynamic Memory Data-In to Active Command Time
DWRT
Dynamic Memory Write Recovery Time
DYNACTCMD
Dynamic Memory Active to Active Command Period
Dynamic Memory Auto-Refresh Period, and Auto-Refresh to
DYNAUTO
Active Command Period
DYNREFEXIT
Dynamic Memory Exit Self-Refresh to Active Command Time
DYNACTIVEAB Dynamic Memory Active Bank A to Active Bank B Time
DYNAMICMRD Dynamic Memory Load Mode Register to Active Command Time
///
Reserved
WAIT
Static Memory Extended Wait
///
Reserved
DYNCFG0
Dynamic Configuration Register for nDCS0
DYNRASCAS0 Dynamic Memory RAS and CAS Delay for nDCS0
///
Reserved
DYNCFG1
Dynamic Configuration Register for nDCS1
DYNRASCAS1 Dynamic Memory RAS and CAS Delay for nDCS1
///
Reserved
Version 1.0
LH79524/LH79525 User's Guide
DESCRIPTION

Advertisement

Table of Contents
loading

This manual is also suitable for:

Lh79525

Table of Contents