Sacr0 Bit Definitions - Intel PXA255 Developer's Manual

Intel computer hardware user manual
Hide thumbs Also See for PXA255:
Table of Contents

Advertisement

Table 14-3. SACR0 Bit Definitions
Physical Address
0x4040_0000
Bit
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
Reset
0
0
0
0
0
0
Bits
Name
31:16
15:12
RFTH
11:8
TFTH
7:6
5
STRF
4
EFWR
3
2
BCKD
1
0
ENB
14.6.1.1
Special purpose FIFO Read/Write function
As shown in
Under normal operating conditions, the processor or the DMA controller can only write to the
Transmit FIFO and only read the Receive FIFO. Programming these bits allows the processor or
the DMA controller to read and write both FIFOs.
Intel® PXA255 Processor Developer's Manual
Serial Audio Controller Global
Control Register
reserved
0
0
0
0
0
0
0
reserved
Receive FIFO interrupt or DMA threshold. Set to value 0 – 15. This value must be set to the
threshold value minus 1.
Receive DMA Request asserted whenever the Receive FIFO has >= (RFTH+1) entries.
Transmit FIFO interrupt or DMA threshold. Set to value 0 – 15. This value must be set to
the threshold value minus 1.
Transmit DMA Request asserted whenever the Transmit FIFO has < (TFTH+1) entries.
reserved
Select Transmit or Receive FIFO for EFWR based special purpose function:
0 = Transmit FIFO is selected
1 = Receive FIFO is selected
See
Table 14-4
for details.
This bit enables a special purpose FIFO Write/Read function:
0 = Special purpose FIFO Write/Read Function is disabled
1 = Special purpose FIFO Write/Read Function is enabled
See
Table 14-4
for details.
Resets FIFOs logic and all registers, except this register (SACR0):
RST
0 = Not reset
1 = Reset is active to other registers
This bit specifies input/output direction of BITCLK:
0 = Input. BITCLK driven by an external source.
1 = Output. BITCLK generated internally and driven out to the CODEC.
reserved
2
Enable I
S function:
0 = I2SLINK is disabled
1 = I2SLINK is enabled
Table
14-4, EFWR and STRF can be programmed for special purpose FIFO accesses.
Inter-Integrated-Circuit Sound (I2S) Controller
RFTH
0
0
0
0
1
1
1
0
Description
2
I
S Controller
8
7
6
5
4
3
TFTH
1
1
1
0
0
0
0
0
2
1
0
0
0
0
14-9

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents