Pulse Width Modulator Register Locations; Pulse Width Modulator Register Addresses - Intel PXA255 Developer's Manual

Intel computer hardware user manual
Hide thumbs Also See for PXA255:
Table of Contents

Advertisement

System Integration Unit
Table 4-52. OS Timer Register Addresses (Sheet 2 of 2)
0x40A0_000C
0x40A0_0010
0x40A0_0014
0x40A0_0018
0x40A0_001C
4.6.5

Pulse Width Modulator Register Locations

Table 4-53
them.
Table 4-53. Pulse Width Modulator Register Addresses
Address
0x40B0_0000
0x40B0_0004
0x40B0_0008
0x40C0_0000
0x40C0_0004
0x40C0_0008
4-46
OSMR3
OSCR
OSSR
OWER
OIER
shows the registers associated with the PWM and the physical addresses used to access
Name
PWM_CTRL0
PWM_PWDUTY0
PWM_PERVAL0
PWM_CTRL1
PWM_PWDUTY1
PWM_PERVAL1
OS timer match register 3
OS timer counter register
OS timer status register
OS timer watchdog enable register
OS timer interrupt enable register
Description
PWM0 Control Register
PWM0 Duty Cycle Register
PWM0 Period Control Register
PWM1 Control Register
PWM1 Duty Cycle Register
PWM1 Period Control Register
Intel® PXA255 Processor Developer's Manual

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents