Intel PXA255 Developer's Manual page 43

Intel computer hardware user manual
Hide thumbs Also See for PXA255:
Table of Contents

Advertisement

Table 2-6. Pin & Signal Descriptions for the PXA255 Processor (Sheet 5 of 9)
Pin Name
Type
BTCTS/
ICOCZ
GPIO[44]
BTRTS/
ICOCZ
GPIO[45]
Standard UART and ICP Pins
IRRXD/
ICOCZ
GPIO[46]
IRTXD/
ICOCZ
GPIO[47]
HWUART Pins
HWTXD/
ICOCZ
GPIO[48]
HWRXD/
ICOCZ
GPIO[49]
HWCTS/
ICOCZ
GPIO[50]
HWRTS/
ICOCZ
GPIO[51]
MMC Controller Pins
MMCMD
ICOCZ
MMDAT
ICOCZ
nPCE[2]/
ICOCZ
GPIO[53]
L_DD[9]/
ICOCZ
GPIO[67]
L_DD[10]/
ICOCZ
GPIO[68]
L_DD[11]/
ICOCZ
GPIO[69]
FFRXD/
ICOCZ
GPIO[34]
FFTXD/
ICOCZ
GPIO[39]
Intel® PXA255 Processor Developer's Manual
Signal Descriptions
Bluetooth UART Clear-to-Send. (input)
Bluetooth UART Data-Terminal-Ready. (output)
IrDA receive signal. (input) Receive pin for the FIR
function.
Standard UART receive. (input)
IrDA transmit signal. (output) Transmit pin for the
Standard UART, SIR and FIR functions.
Standard UART transmit. (output)
Hardware UART Transmit Data.
Hardware UART Receive Data.
Hardware UART Clear-To-Send.
Hardware UART Request-to-Send.
Multimedia Card Command. (bidirectional)
Multimedia Card Data. (bidirectional)
PCMCIA card enable 2. (outputs) Selects a PCMCIA
card. Bit one enables the high byte lane and bit zero
enables the low byte lane.
MMC clock. (output) Clock signal for the MMC
Controller.
LCD display data. (output) Transfers pixel information
from the LCD Controller to the external LCD panel.
MMC chip select 0. (output) Chip select 0 for the MMC
Controller.
LCD display data. (output) Transfers pixel information
from the LCD Controller to the external LCD panel.
MMC chip select 1. (output) Chip select 1 for the MMC
Controller.
LCD display data. (output) Transfers pixel information
from the LCD Controller to the external LCD panel.
MMC clock. (output) Clock for the MMC Controller.
Full Function UART Receive. (input)
MMC chip select 0. (output) Chip select 0 for the MMC
Controller.
Full Function UART Transmit. (output)
MMC chip select 1. (output) Chip select 1 for the MMC
Controller.
System Architecture
Reset State
Sleep State
Pulled High -
Note [3]
Note[1]
Pulled High -
Note [3]
Note[1]
Pulled High -
Note [3]
Note[1]
Pulled High -
Note [3]
Note[1]
Pulled High
Note [3]
Note [1]
Pulled High
Note [3]
Note [1]
Pulled High
Note [3]
Note [1]
Pulled High
Note [3]
Note [1]
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Pulled High -
Note [5]
Note[1]
Pulled High -
Note [3]
Note[1]
Pulled High -
Note [3]
Note[1]
Pulled High -
Note [3]
Note[1]
Pulled High -
Note [3]
Note[1]
Pulled High -
Note [3]
Note[1]
2-13

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents