Icip Bit Definitions; Icfp Bit Definitions - Intel PXA255 Developer's Manual

Intel computer hardware user manual
Hide thumbs Also See for PXA255:
Table of Contents

Advertisement

System Integration Unit
4.2.2.4
Interrupt Controller IRQ Pending Register (ICIP) and FIQ Pending
Register (ICFP)
The ICIP and the ICFP, shown in
These bits indicate an interrupt request has been made by a unit. Inside the interrupt service
routine, read the ICIP and ICFP to determine the interrupt source. In general, software then reads
status registers within the interrupting device to determine how to service the interrupt. Bits within
the ICPR (see
ICIP and ICFP for a given interrupt. Once an interrupt has been serviced, the handler writes a one
to the required status bit, clearing the pending interrupt at the source.
Clearing the interrupt status bit at the source, automatically clears the corresponding ICIP or ICFP
flag, provided there are no other interrupt status bits set within the source unit.
Table 4-36
Table 4-33. ICIP Bit Definitions
Physical Address
0x40D0_0000
Bit
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
Reset 0
0
0
0
0
0
Bits
Name
<31:8>
<7:0>
Table 4-34. ICFP Bit Definitions
Physical Address
0x40D0_000C
Bit
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
Reset 0
0
0
0
0
0
Bits
Name
<31:8>
FP[x]
<7:0>
4-24
Table 4-33
Section
4.2.2.5) are read only, and represent the logical OR of the status bits in the
describes the available first-level interrupts and their location in the ICPR.
0
0
0
0
0
0
0
IRQ Pending x (where x = 8 through 14 and 17 through 31).
IP[x]
0 – IRQ NOT requested by any enabled source.
1 – IRQ requested by an enabled source.
reserved
0
0
0
0
0
0
0
FIQ Pending x (where x = 8 through 14 and 17 through 31).
0 – FIQ NOT requested by any enabled source.
1 – FIQ requested by an enabled source.
reserved
and
Table
4-34, contain one bit per interrupt (22 total.)
ICIP
0
0
0
0
0
0
0
0
Description
ICFP
0
0
0
0
0
0
0
0
Description
Intel® PXA255 Processor Developer's Manual
System Integration Unit
8
7
6
5
4
3
reserved
0
0
0
?
?
?
?
?
System Integration Unit
8
7
6
5
4
3
reserved
0
0
0
?
?
?
?
?
2
1
0
?
?
?
2
1
0
?
?
?

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents