14.3
Controller Operation ........................................................................................................14-3
14.3.1 Initialization .........................................................................................................14-3
14.3.6 Trailing Bytes ......................................................................................................14-5
14.4
14.5
Data Formats ...................................................................................................................14-6
14.6
Registers..........................................................................................................................14-8
14.7
Interrupts........................................................................................................................14-15
2
14.8
I
15
MultiMediaCard Controller..........................................................................................................15-1
15.1
Overview..........................................................................................................................15-1
15.2
15.2.1 Signal Description ...............................................................................................15-6
15.2.5 Error Detection....................................................................................................15-8
15.2.6 Interrupts.............................................................................................................15-8
15.2.7 Clock Control ......................................................................................................15-9
15.2.8 Data FIFOs .......................................................................................................15-10
15.3
15.3.2 Data Transfer ....................................................................................................15-13
15.3.3 Busy Sequence.................................................................................................15-16
15.3.4 SPI Functionality ...............................................................................................15-17
15.4
15.4.2 Initialize .............................................................................................................15-17
15.4.3 Enabling SPI Mode ...........................................................................................15-17
15.4.5 Erase ................................................................................................................15-18
15.4.7 Single Block Read ............................................................................................15-19
15.4.10 Stream Write .....................................................................................................15-21
15.4.11 Stream Read.....................................................................................................15-21
Intel® PXA255 Processor Developer's Manual
Contents
xi