Intel PXA255 Developer's Manual page 180

Intel computer hardware user manual
Hide thumbs Also See for PXA255:
Table of Contents

Advertisement

DMA Controller
Table 5-13. DMA Controller Register Summary (Sheet 3 of 5)
0x4000_0174
0x4000_0178
0x4000_017C
0x4000_0180
0x4000_0184
0x4000_0188
0x4000_018C
0x4000_0190
0x4000_0194
0x4000_0198
0x4000_019C
0x4000_0200
0x4000_0204
0x4000_0208
0x4000_020C
0x4000_0210
0x4000_0214
0x4000_0218
0x4000_021C
0x4000_0220
0x4000_0224
0x4000_0228
0x4000_022C
0x4000_0230
0x4000_0234
0x4000_0238
0x4000_023C
0x4000_0240
0x4000_0244
0x4000_0248
0x4000_024C
0x4000_0250
0x4000_0254
5-30
Address
DRCMR29
DRCMR30
DRCMR31
DRCMR32
DRCMR33
DRCMR34
DRCMR35
DRCMR36
DRCMR37
DRCMR38
DRCMR39
DDADR0
DSADR0
DTADR0
DCMD0
DDADR1
DSADR1
DTADR1
DCMD1
DDADR2
DSADR2
DTADR2
DCMD2
DDADR3
DSADR3
DTADR3
DCMD3
DDADR4
DSADR4
DTADR4
DCMD4
DDADR5
DSADR5
Name
reserved
Request to Channel Map Register for USB endpoint 6
Request
Request to Channel Map Register for USB endpoint 7
Request
Request to Channel Map Register for USB endpoint 8
Request
Request to Channel Map Register for USB endpoint 9
Request
reserved
Request to Channel Map Register for USB endpoint 11
Request
Request to Channel Map Register for USB endpoint 12
Request
Request to Channel Map Register for USB endpoint 13
Request
Request to Channel Map Register for USB endpoint 14
Request
reserved
DMA Descriptor Address Register channel 0
DMA Source Address Register channel 0
DMA Target Address Register channel 0
DMA Command Address Register channel 0
DMA Descriptor Address Register channel 1
DMA Source Address Register channel 1
DMA Target Address Register channel 1
DMA Command Address Register channel 1
DMA Descriptor Address Register channel 2
DMA Source Address Register channel 2
DMA Target Address Register channel 2
DMA Command Address Register channel 2
DMA Descriptor Address Register channel 3
DMA Source Address Register channel 3
DMA Target Address Register channel 3
DMA Command Address Register channel 3
DMA Descriptor Address Register channel 4
DMA Source Address Register channel 4
DMA Target Address Register channel 4
DMA Command Address Register channel 4
DMA Descriptor Address Register channel 5
DMA Source Address Register channel 5
Intel® PXA255 Processor Developer's Manual
Description

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents