Intel PD6730 Application Note
Intel PD6730 Application Note

Intel PD6730 Application Note

Zv port implementation

Advertisement

Quick Links

PD672X/30/32/33 — ZV Port
Implementation
Application Note
May 2001
As of May 2001, this document replaces the Basis Communications Corp. document AN-PD10.

Advertisement

Table of Contents
loading

Summary of Contents for Intel PD6730

  • Page 1 PD672X/30/32/33 — ZV Port Implementation Application Note May 2001 As of May 2001, this document replaces the Basis Communications Corp. document AN-PD10.
  • Page 2 No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.
  • Page 3: Table Of Contents

    Buffer Implementation for Audio DAC ..............10 ZV Port Implementation for Socket A and B............11 Tables PC Card, ZV Port, and PD6722 Pin Assignment ..........11 PC Card, ZV Port, and PD6729 Pin Assignment ..........12 PC Card, ZV Port, and PD6730/’6832 Pin Assignment........13 Application Note...
  • Page 4 PD672X/30/32/33 — ZV Port Implementation Application Note...
  • Page 5: Introduction

    PD672X/30/32/33 — ZV Port Implementation Introduction The PD6710, PD6722, and PD6729 are single-chip PCMCIA interface controllers capable of controlling one or two PCMCIA or compact Flash sockets, respectively. They are designed for use in embedded applications and notebook systems where reduced form factor and low power consumption are critical design objectives.
  • Page 6: Overview

    PC Card and a VGA controller and an audio DAC. It allows the PC Card to directly write video data to an input port of a graphics controller and audio data to a digital- to-analog converter. Intel offers a family of PC Card (PCMCIA) Controllers that support the ZV Port standard.
  • Page 7: Typical Zv Port Implementation

    I/O Port addresses. When the PC Card Multimedia mode is used, Intel recommends that the ZV Port pins be connected as shown in Tables 1–3 for the various controller devices. The pin assignments provided in the tables ensure signal integrity and compliance with the ZV Port standard.
  • Page 8 PD672X/30/32/33 — ZV Port Implementation A buffer circuit placed between the PC Card bus and the VGA video port reduces the trace length to lower the loading effect. The ZV Port standard requires that the length of the trace between the PC Card connector and the buffer (if used) must be less than two inches.
  • Page 9: Dedicated Socket Approach To Zv Port Implementation

    15 to determine if buffers are required for the video path. Figure 2. Dedicated Socket Approach to ZV Port Implementation GD7XXX V-PORT AUDIO CODEC PD6722 PD6729 ZV PORT PC CARD PC CARD BUS PD6730 PD6832 PD6833 Application Note...
  • Page 10: Buffer Implementation For Audio Dac

    3. This illustrates how to control the buffer enable; if the GD7XXX is used, then one of the GPO pins can control the buffer enable. Figure 3. Buffer Implementation for Audio DAC GD7XXX V-PORT PD6722 PD6729 PD6730 ZV PORT PC CARD PC CARD BUS PD6832 PD6833 BUFFER AUDIO...
  • Page 11: Zv Port Implementation For Socket A And B

    BUFFER SOCKET A PD6722 PC CARD BUS A ZV PORT PC CARD PD6729 PD6730 PC CARD BUS B PD6832 PD6833 SOCKET B ZV PORT PC CARD Table 1. PC Card, ZV Port, and PD6722 Pin Assignment (Sheet 1 of 2)
  • Page 12: Pc Card, Zv Port, And Pd6729 Pin Assignment

    PD672X/30/32/33 — ZV Port Implementation Table 1. PC Card, ZV Port, and PD6722 Pin Assignment (Sheet 2 of 2) PC Card I/O in PC PC Card ZV Port Pin I/O in ZV PD6722S PD6722S Card Comments Name Port Mode ocket A ocket B Number Mode...
  • Page 13: Pc Card, Zv Port, And Pd6730/'6832 Pin Assignment

    NOTE: ‘I’ indicates that the signal is an input to the PC Card; ‘O’ indicates that the signal is an output from the PC Card. Controller ignores BVD2/SPKR#, IOIS16#, and INPACK# during ZV Port operation. Table 3. PC Card, ZV Port, and PD6730/’6832 Pin Assignment (Sheet 1 of 2) I/O in PC...
  • Page 14 PD672X/30/32/33 — ZV Port Implementation Table 3. PC Card, ZV Port, and PD6730/’6832 Pin Assignment (Sheet 2 of 2) I/O in PC PD6730 or PD6730 or PC Card PC Card ZV Port Pin I/O in ZV Card PD6832 PD6832 Comments Pin No.
  • Page 15: Layout Guidelines

    Guidelines for CCLK signal are included in the latest PC Card specifications. Note: Intel recommends that designers contact the PCMCIA organization for the latest revision of the ZV Port standard.

This manual is also suitable for:

Pd6732Pd6733Pd672x

Table of Contents