Address Register (Flash_ Addr) - WCH CH32V003 Series Reference Manual

Table of Contents

Advertisement

CH32V003 Reference Manual
Bit
Name
[31:20]
Reserved
19
BUFRST
18
BUFLOAD
17
FTER
16
FTPG
15
FLOCK
[14:13]
Reserved
12
EOPIE
11
Reserved
10
ERRIE
9
OBWRE
8
Reserved
7
LOCK
6
STRT
5
OBER
4
OBG
3
Reserved
2
MER
1
PER
0
PG

16.3.6 Address register (FLASH_ ADDR)

Offset address: 0x14
31
30
29
28
V1.3
Access
RO
Reserved
RW
BUF reset operation
RW
Cache data into BUF
RW
Performs a fast page (64Byte) erase operation.
RW
Performs quick page programming operations.
Fast programming lock. Write '1' only. When
this
programming/erase mode is not available.
RW1
Hardware clears this bit to '0' after the correct
unlock sequence is detected.
The software is set to 1 and re-locked.
RO
Reserved
Operation completion interrupt control (EOP set
in FLASH_STATR register).
RW
1: Allow generation of interrupts.
0: Interrupt generation is disabled.
RO
Reserved
Error
(PGERR/WRPRTERR set in FLASH_STATR
RW
register).
1: Allow generation of interrupts.
0: Interrupt generation is disabled.
User selects word lock, software clears 0.
1: Indicates that the user select word can be
programmed for operation. It needs to be set by
RW0
hardware after writing the correct sequence in
FLASH_OBKEYR register.
0: Re-lock the user selection word
after the software is cleared.
RO
Reserved
Lock. Only '1' can be written. When this bit is '1'
it means that FPEC and FLASH_CTLR are
locked and unwritable. Hardware clears this bit
to '0' after the correct unlock sequence is
RW1
detected.
After an unsuccessful unlock operation, the bit
will not be changed again until the next system
reset.
Start. Set 1 to start an erase action and the
RW1
hardware automatically clears 0 (BSY becomes
'0').
RW
Perform user-selected word erasure
RW
Perform user-selected word programming
RO
Reserved
Performs a full-erase operation (erases the entire
RW
user area).
RW
Perform sector erase (1K)
RW
Performs standard programming operations.
27
26
25
24
ADDR[31:16]
Description
bit
is
'1'
it
indicates
status
interrupt
23
22
21
170
http://wch.cn
Reset
value
0
0
0
0
0
that
fast
1
0
0
0
control
0
0
0
1
0
0
0
0
0
0
0
20
19
18
17
16

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents