Usart-Related Registers List; Usart Status Register (Usart_Statr) - WCH CH32V003 Series Reference Manual

CH32V003 Reference Manual
CTS, transmit complete (TC), receive data ready (TXNE), dataoverflow (ORE), line idle (IDLE), parity error
(PE), disconnect flag (LBD), noise (NE), overflow for multi-buffered communication (ORT), and frame error
(FE), among others.
Table 12-1 Relationship between interrupts and corresponding enable bits
Transmit data register empty (TXE)
Allowed to send (CTS)
Transmission complete（TC）
Received data ready to be read
Overrun error detected（ORE）
Idle line detected（IDLE）
Parity error（PE）
Break flag（LBD）
Noise flag（NE）
Overflow of multi-buffered
communication (ORT)
Frame error (FE) for multibuffered
12.10 Register description
Name
R32_USART_STATR
R32_USART_DATAR
R32_USART_BRR
R32_USART_CTLR1
R32_USART_CTLR2
R32_USART_CTLR3
R32_USART_GPR

12.10.1 USART Status register (USART_STATR)

Offset address: 0x00
31 30 29 28
15 14 13 12
Reserved
Bit Name
[31:10] Reserved
9 CTS
8 LBD
V1.3
Interrupt source
（TXNE）
communication
Table 12-2 USART-related registers list
Offset address
0x40013800
0x40013804
0x40013808
0x4001380C
0x40013810
0x40013814
0x40013818
27 26 25
11 10 9
CTS LBD TXE TC RXNE IDLE ORE
Access
RO Reserved
CTS state change flag. If the CTSE bit is set, this
bit will be set high by hardware when the nCTS
output state changes. It is cleared to zero by
RW0 software. If the CTSIE bit is already set, an
interrupt will be generated.
1: the presence of changes on the nCTS state line.
0: No change on the nCTS state line.
LIN disconnect detection flag. This bit is set by
RW0
hardware when a LIN disconnect is detected. It is
Enable bit
TXEIE
CTSIE
TCIE
TXNEIE
IDLEIE
PEIE
LBDIE
EIE
Description
UASRT status register
UASRT data register
UASRT baud rate register
UASRT control register 1
UASRT control register 2
UASRT control register 3
UASRT protection time and prescaler
register
24 23 22 21
Reserved
8 7 6 5
Description
137
http://wch.cn
Reset value
0x000000C0
0x000000XX
0x00000000
0x00000000
0x00000000
0x00000000
0x00000000
20 19 18 17
4 3 2 1
NE FE
Reset value
0
0
0
16
0
PE