Compare/Capture Enable Register (Tim2_Ccer); Counter For General-Purpose Timer (Tim2_Cnt) - WCH CH32V003 Series Reference Manual

CH32V003 Reference Manual
[6:4] OC3M
3 OC3PE
2 OC3FE
[1:0] CC3S
Capture mode (pin direction is input).
Bit Name
[15:12] IC4F
[11:10] IC4PSC
[9:8] CC4S
[7:4] IC3F
[3:2] IC3PSC
[1:0] CC3S

11.4.9 Compare/Capture Enable Register (TIM2_CCER)

Offset address: 0x20
15 14 13 12
Reserved CC4P CC4E
Bit Name
[15:14] Reserved
13 CC4P
12 CC4E
[11:10] Reserved
9 CC3P
8 CC3E
[7:6] Reserved
5 CC2P
4 CC2E
[3:2] Reserved
1 CC1P
0 CC1E

11.4.10 Counter for general-purpose timer (TIM2_CNT)

Offset address: 0x24
15 14 13 12
Bit Name
[15:0] CNT
V1.3
RW Compare the capture channel 3 mode setting field.
RW Compare Capture Register 3 preload enable bit.
RW Compare capture channel 3 fast enable bit.
RW Compare capture channel 3 input selection fields.
Access
RW Input capture filter 4 configuration field.
Compare the capture channel 4 prescaler configuration
RW
field.
RW Compare capture channel 4 input selection fields.
RW Input capture filter 3 configuration field.
Compare the capture channel 3 prescaler configuration
RW
field.
RW Compare capture channel 3 input selection fields.
11 10 9 8
Reserved CC3P CC3E
Access
RO Reserved
Compare the capture channel 4 output polarity setting
RW
bit.
RW Compare capture channel 4 output enable bit.
RO Reserved
Compare the capture channel 3 output polarity setting
RW
bit.
RW Compare capture channel 3 output enable bit.
RO Reserved
Compare the capture channel 2 output polarity setting
RW
bit.
RW Compare capture channel 2 output enable bit.
RO Reserved
Compare the capture channel 1 output polarity setting
RW
bit.
RW Compare capture channel 1 output enable bit.
11 10 9 8
CNT[15:0]
Access
RW The real-time value of the timer's counter.
Description
7 6 5
Reserved CC2P CC2E
Description
7 6 5
Description
130
http://wch.cn
Reset
value
4 3 2 1
Reserved CC1P CC1E
Reset
value
4 3 2 1
Reset
value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0