Table of Contents
Advertisement
15.3.9
Bit Rate Register (BRR)
BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control
independently for each channel, different bit rates can be set for each channel. Table 15.3 shows
the relationships between the N setting in BRR and bit rate B for normal asynchronous mode and
clocked synchronous mode, and smart card interface mode. The initial value of BRR is H'FF. The
CPU can always read BRR. The CPU can write to BRR only at the initial settings; do not have the
CPU write to BRR in transmission, reception, and simultaneous data transmission and reception.
Table 15.3 Relationships between N Setting in BRR and Bit Rate B
Mode
Asynchronous mode
Clocked synchronous mode
Smart card interface mode
[Legend]
B:
N:
φ:
n and S:
SMR Setting
CKS1
0
0
1
1
Table 15.4 shows sample N settings in BRR in normal asynchronous mode. Table 15.5 shows the
maximum bit rate settable for each frequency. Table 15.7 and 15.9 show sample N settings in
BRR in clocked synchronous mode and smart card interface mode, respectively. In smart card
interface mode, the number of basic clock cycles S in a 1-bit data transfer time can be selected.
For details, see section 15.7.4, Receive Data Sampling Timing and Reception Margin. Tables 15.6
and 15.8 show the maximum bit rates with external clock input.
Bit Rate
B =
64 × 2
φ × 10
B =
2n – 1
8 × 2
B =
2n + 1
S × 2
Bit rate (bit/s)
BRR setting for baud rate generator (0 ≤ N ≤ 255)
Operating frequency (MHz)
Determined by the SMR settings shown in the following table
CKS0
n
0
0
1
1
0
2
1
3
Section 15 Serial Communication Interface (SCI)
φ × 10
6
2n – 1
× (N + 1)
6
× (N + 1)
φ × 10
6
× (N + 1)
SMR Setting
BCP1
0
0
1
1
Rev. 1.00 Apr. 28, 2008 Page 419 of 994
Error
φ × 10
6
Error (%) = {
2n – 1
B × 64 × 2
× (N + 1)
φ × 10
6
{
Error (%) =
2n + 1
B × S × 2
× (N + 1)
BCP0
0
1
0
1
REJ09B0452-0100
– 1 } × 100
}
–1 × 100
S
32
64
372
256
Advertisement
Table of Contents
