Register Descriptions - Renesas H8S/2100 Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

13.3

Register Descriptions

The TMR has the following registers. For details on the serial timer control register, see section
3.2.3, Serial Timer Control Register (STCR).
Table 13.2 Register Configuration
Channel
Register Name
Channel 0
Timer counter_0
Time constant register A_0
Time constant register B_0
Timer control register_0
Timer control/status register_0 TCSR_0
Channel 1
Timer counter_1
Time constant register A_1
Time constant register B_1
Timer control register_1
Timer control/status register_1 TCSR_1
Channel Y
Timer counter_Y
Time constant register A_Y
Time constant register B_Y
Timer control register_Y
Timer control/status register_Y TCSR_Y
Timer connection register S
Note:
Upper address: when RELOCATE = 0
*
Lower address: when RELOCATE = 1
Abbreviation R/W
TCNT_0
R/W
TCORA_0
R/W
TCORB_0
R/W
TCR_0
R/W
R/W
TCNT_1
R/W
TCORA_1
R/W
TCORB_1
R/W
TCR_1
R/W
R/W
TCNT_Y
R/W
TCORA_Y
R/W
TCORB_Y
R/W
TCR_Y
R/W
R/W
TCONRS
R/W
Rev. 1.00 Apr. 28, 2008 Page 359 of 994
Section 13 8-Bit Timer (TMR)
Initial
Value
Address
H'00
H'FFD0
H'FF
H'FFCC
H'FF
H'FFCE
H'00
H'FFC8
H'00
H'FFCA
H'00
H'FFD1
H'FF
H'FFCD
H'FF
H'FFCF
H'00
H'FFC9
H'10
H'FFCB
H'00
H'FFF4
H'FECC*
H'FF
H'FFF2
H'FECA*
H'FF
H'FFF3
H'FECB*
H'00
H'FFF0
H'FEC8*
H'00
H'FFF1
H'FEC9*
H'00
H'FFFE
REJ09B0452-0100
Data
Bus
Width
16
16
16
8
8
16
16
16
8
8
8
8
8
8
8
8

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2117r seriesR4f2117r

Table of Contents