Table of Contents
Advertisement
16.8
Usage Note
(1)
CIR Register Setting
Before starting the CIR reception, set the CIR by following the flow shown in figure 16.7.
The CPHS bit in CCR1 should be set before starting reception. When the CIRI pin is high in the
idle state, set the CPHS bit to 1. When it is low in the idle state, clear the bit to 0. The BRR
register is initialized to H'FF by setting the SRES bit in CCR1 to 1. After setting each register in
the CIR, set the CIRE bit in CCR1 to 1 to enable the CIR reception.
(2)
Switching between System Clock and Sub Clock
The CIR is capable of remote-control reception by using the sub clock in watch mode. Before
switching between the system clock and the sub clock, the CIR must be stopped by clearing the
CIRE bit to 0.
Start of setting
Clear MSTPA3 bit in MSTPCRA to 0.
Set CPHS bit in CCR1.
Set each register.
Clear CSTR flag.
Set CEIR.
Set CIRE bit in CCR1 to 1.
End of setting
Figure 16.9 CIR Setting Flow
Section 16 CIR Interface
Rev. 1.00 Apr. 28, 2008 Page 491 of 994
REJ09B0452-0100
Advertisement
Table of Contents
