Register Descriptions - Renesas H8S/2100 Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Section 19 Keyboard Buffer Control Unit (PS2)
19.3

Register Descriptions

The PS2 has the following registers for each channel.
Table 19.2 Register Configuration
Channel
Register Name
Channel 0
Keyboard control register 1_0
Keyboard control register 2_0
Keyboard buffer transmit data
register_0
Keyboard control register H_0
Keyboard control register L_0
Keyboard data buffer register_0 KBBR_0
Channel 1
Keyboard control register 1_1
Keyboard control register 2_1
Keyboard buffer transmit data
register_1
Keyboard control register H_1
Keyboard control register L_1
Keyboard data buffer register_1 KBBR_1
Channel 2
Keyboard control register 1_2
Keyboard control register 2_2
Keyboard buffer transmit data
register_2
Keyboard control register H_2
Keyboard control register L_2
Keyboard data buffer register_2 KBBR_2
Channel 3
Keyboard control register 1_3
Keyboard control register 2_3
Keyboard buffer transmit data
register_3
Keyboard control register H_3
Keyboard control register L_3
Keyboard data buffer register_3 KBBR_3
Rev. 1.00 Apr. 28, 2008 Page 590 of 994
REJ09B0452-0100
Abbreviation
R/W
KBCR1_0
R/W
KBCR2_0
R/W
KBTR_0
R/W
KBCRH_0
R/W
KBCRL_0
R/W
R
KBCR1_1
R/W
KBCR2_1
R/W
KBTR_1
R/W
KBCRH_1
R/W
KBCRL_1
R/W
R
KBCR1_2
R/W
KBCR2_2
R/W
KBTR_2
R/W
KBCRH_2
R/W
KBCRL_2
R/W
R
KBCR1_3
R/W
KBCR2_3
R/W
KBTR_3
R/W
KBCRH_3
R/W
KBCRL_3
R/W
R
Initial
Data Bus
Value Address
Width
H'00
H'FEC0 8
H'F0
H'FEDB 8
H'FF
H'FEC1 8
H'70
H'FED8 8
H'70
H'FED9 8
H'00
H'FEDA 8
H'00
H'FEC2 8
H'F0
H'FEDF 8
H'FF
H'FEC3 8
H'70
H'FEDC 8
H'70
H'FEDD 8
H'00
H'FEDE 8
H'00
H'FEC4 8
H'F0
H'FEE3
8
H'FF
H'FEC5 8
H'70
H'FEE0
8
H'70
H'FEE1
8
H'00
H'FEE2
8
H'00
H'FED2 8
H'F0
H'FFE3
8
H'FF
H'FED3 8
H'70
H'FFE0
8
H'70
H'FFE1
8
H'00
H'FFE2
8

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2117r seriesR4f2117r

Table of Contents