Table of Contents
Advertisement
7.2.11
Port B
(1)
PB7/RTS/FSISS
The pin function is switched as shown below according to the combination of the SCIFE bit in
HICR5 of LPC, the FSIE bit in FSICR1 of FSI and the PB7DDR bit.
Module
Name
Pin Function
FSI
FSISS output
RTS output
SCIF
I/O port
PB7 output
PB7 input
(initial setting)
(2)
PB6/CTS/FSICK
The pin function is switched as shown below according to the FSIE bit in FSICR1 of FSI and the
PB6DDR bit.
Module
Name
Pin Function
FSI
FSICK output
I/O port
PB6 output
PB6 input
(initial setting)
FSI
FSISS_OE
1
0
0
0
FSI
FSICK_OE
1
0
0
Setting
SCIF
RTS_OE
1
0
0
Setting
I/O Port
PB6DDR
1
0
Rev. 1.00 Apr. 28, 2008 Page 169 of 994
Section 7 I/O Ports
I/O Port
PB7DDR
1
0
REJ09B0452-0100
Advertisement
Table of Contents
