Scif Address Register (Scifadrh, Scifadrl) - Renesas H8S/2100 Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S/2100 Series:
Table of Contents

Advertisement

Section 20 LPC Interface (LPC)

20.3.18 SCIF Address Register (SCIFADRH, SCIFADRL)

SCIFADR sets the host addresses of the SCIF. Do not change the contents of SCIFADR during
operation of the SCIF (i.e. while SCIFE is set to 1).
• SCIFADRH
Initial
Bit
Bit Name
Value
7
0
6
0
5
0
4
0
3
0
2
0
1
1
0
1
• SCIFADRL
Initial
Bit
Bit Name
Value
7
1
6
1
5
1
4
1
3
1
2
0
1
0
0
0
Note: When the SCIF is in use, set different addresses in the SCIFADR for channels 1, 2, 3,
and 4.
Rev. 1.00 Apr. 28, 2008 Page 658 of 994
REJ09B0452-0100
R/W
Slave Host Description
R/W
SCIF Addresses 15 to 8
These bits set the host addresses of the SCIF.
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Slave Host Description
R/W
SCIF Addresses 7 to 0
These bits set the host addresses of the SCIF.
R/W
R/W
R/W
R/W
R/W
R/W
R/W

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2117r seriesR4f2117r

Table of Contents