Dma Destination Start Address Register − Upper Part (Dmacdsau) Field Descriptions; Dma Destination Start Address Register − Lower Part (Dmacdsal) Field Descriptions; Number Register (Dmacfn) - Texas Instruments OMAP5910 Reference Manual

Multimedia processor dsp subsystem
Hide thumbs Also See for OMAP5910:
Table of Contents

Advertisement

Figure 88.
DMA Destination Start Address Registers (DMACDSAU and DMACDSAL)
DMACDSAU
15
DMACDSAL
15
Note:
R = Read; W = Write; −n = Value after reset; −x = Value after DSP reset is not defined.
Table 69. DMA Destination Start Address Register − Upper Part (DMACDSAU) Field
Descriptions
Bits
Field
15−0
DSAU
Table 70. DMA Destination Start Address Register − Lower Part (DMACDSAL) Field
Descriptions
Bits
Field
15−0
DSAL
7.3.10
DMA Element Number Register (DMACEN) and Frame Number Register
(DMACFN)
SPRU890A
Value
Description
0000h−
Upper part of source start address (byte address).
00FFh
0100h−
Reserved (do not use).
FFFFh
Value
Description
0000h−
Lower part of source start address (byte address).
FFFFh
Each channel has an element number register and a frame number register
(see Figure 89, Table 71, and Table 72). Load DMACFN with the number of
frames you want in each block. Load DMACEN with the number of elements
you want in each frame. You must have at least one frame and one element,
and you can have as many as 65535 of each:
1 ≤ frame number ≤ 65535
1 ≤ element number ≤ 65535
DMACEN and DMACFN are uninitialized after a DSP subsystem reset.
DSAU
RW-x
DSAL
RW-x
DSP DMA
DSP Subsystem
0
0
181

Advertisement

Table of Contents
loading

This manual is also suitable for:

Omap5912

Table of Contents