Mmu Read Ram Entry Registers (Read_Ram_H_Reg, Read_Ram_L_Reg) - Texas Instruments OMAP5910 Reference Manual

Multimedia processor dsp subsystem
Hide thumbs Also See for OMAP5910:
Table of Contents

Advertisement

6.5.16
MMU Read RAM Entry Registers (READ_RAM_H_REG,
READ_RAM_L_REG)
Figure 62.
MMU Read RAM Entry Registers (READ_RAM_H_REG,
READ_RAM_L_REG)
READ_RAM_H_REG
31
Reserved
READ_RAM_L_REG
31
15
PHYS_TAG_L
R-0
Note:
R = Read; W = Write; −n = Value after reset; −x = Value after reset is not defined.
Table 41. MMU MSB RAM Entry Read Register (READ_RAM_H_REG) Field
Descriptions
Bits
Field
31−16 Reserved
15−0
PHYS_TAG_H
SPRU890A
The Read RAM Entry Registers hold the last RAM value read from the TLB.
16
R-0
10
9
Value
Description
These bits are not used.
These are the most-significant bits of the physical address tag
corresponding to the TLB entry. The PHYS_TAG bits correspond
to bits 31−10 of the physical memory address.
15
Reserved
R-0
8
AP
R-0
DSP Memory Management Unit
PHYS_TAG_H
R-0
7
Reserved
R-0
DSP Subsystem
0
16
0
119

Advertisement

Table of Contents
loading

This manual is also suitable for:

Omap5912

Table of Contents