Xilinx MicroBlaze Reference Manual page 77

32-bit soft processor
Hide thumbs Also See for MicroBlaze:
Table of Contents

Advertisement

The contents of the cache are preserved by default when the cache is disabled. You can
invalidate cache lines using the WIC instruction or using the hardware debug logic of
MicroBlaze.
WIC Instruction
The optional WIC instruction (
instruction cache from an application. For a detailed description, refer to
MicroBlaze Instruction Set
The WIC instruction can also be used together with parity protection to periodically
invalidate entries the cache, to avoid accumulating errors.
MicroBlaze Processor Reference Guide
UG984 (v2016.2) June 8, 2016
UG984 (v2016.1) April 6, 2016
C_ALLOW_ICACHE_WR=1
Architecture.
www.xilinx.com
Chapter 2: MicroBlaze Architecture
) is used to invalidate cache lines in the
Chapter 5,
Send Feedback
77

Advertisement

Table of Contents
loading

Table of Contents