Xilinx MicroBlaze Reference Manual page 164

32-bit soft processor
Hide thumbs Also See for MicroBlaze:
Table of Contents

Advertisement

Table 3-18: Configuration Parameters (Cont'd)
Parameter Name
3
C_USE_MMU
3
C_MMU_DTLB_SIZE
3
C_MMU_ITLB_SIZE
3
C_MMU_TLB_ACCESS
3
C_MMU_ZONES
C_MMU_PRIVILEGED_INSTR
C_USE_INTERRUPT
C_USE_EXT_BRK
C_USE_EXT_NM_BRK
C_USE_NON_SECURE
C_USE_BRANCH_TARGET_CACHE
MicroBlaze Processor Reference Guide
UG984 (v2016.2) June 8, 2016
UG984 (v2016.1) April 6, 2016
Feature/Description
Memory Management:
0 = None
1 = User Mode
2 = Protection
3 = Virtual
Data shadow Translation
Look-Aside Buffer size
Instruction shadow
Translation Look-Aside
Buffer size
Access to memory
management special
registers:
0 = Minimal
1 = Read
2 = Write
3 = Full
Number of memory
protection zones
Privileged instructions
3
0 = Full protection
1 = Allow stream instrs
Enable interrupt
handling
0 = No interrupt
1 = Standard interrupt
2 = Low-latency
interrupt
Enable external break
handling
Enable external non-
maskable break
handling
Use corresponding non-
secure input
Enable Branch Target
3
Cache
www.xilinx.com
Chapter 3: MicroBlaze Signal Interface Description
Allowable
Default
Values
Value
0, 1, 2, 3
0
1, 2, 4, 8
4
1, 2, 4, 8
2
0, 1, 2, 3
3
0-16
16
0,1
0
0, 1, 2
1
0,1
0
0,1
0
0-15
0
0,1
0
Tool
Assign
VHDL Type
ed
integer
integer
integer
integer
integer
integer
yes
integer
yes
integer
integer
yes
yes
integer
integer
164
Send Feedback

Advertisement

Table of Contents
loading

Table of Contents