Fig. 2.3.3 Memory Map Of Sfr (Special Function Register) (1) - Renesas 7200 Series User Manual

SFR Area (addresses C0
Register
Address
C0
Port P0 (P0)
16
C1
Port P0 direction register (D0)
16
C2
Port P1 (P1)
16
C3 Port P1 direction register (D1)
16
C4
Port P2 (P2)
16
C5
Port P2 direction register (D2)
16
C6
Port P3 (P3)
16
C7 Port P3 direction register (D3)
16
C8
16
C9
16
CA Port P5 (P5)
16
CB
Port P5 direction register (D5)
16
CC
16
CD Port P3 output mode control register (P3S)
16
CE DA-H register (DA-H)
16
CF DA-L register (DA-L)
16
D0
PWM0 register (PWM0)
16
D1 PWM1 register (PWM1)
16
D2
PWM2 register (PWM2)
16
D3 PWM3 register (PWM3)
16
D4 PWM4 register (PWM4)
16
D5
PWM output control register 1 (PW)
16
D6 PWM output control register 2 (PN)
16
D7
I C data shift register (S0) 2
16
D8 2
I C address register (S0D)
16
D9 2
I C status register (S1)
16
DA
2
I C control register (S1D)
16
DB 2
I C clock control register (S2)
16
DC Serial I/O mode register (SM)
16
DD
Serial I/O register (SIO)
16
DE
16
DF
16

Fig. 2.3.3 Memory map of SFR (special function register) (1)

FUNCTIONAL DESCRIPTION
to DF )
16 16
Bit allocation
< >
:
Function bit
:
Name
:
No function bit
: Fix this bit to "0"
0
(do not write "1")
: Fix this bit to "1"
1
(do not write "0")
Bit allocation
b7
0
PW7 PW6 PW5 PW4 PW3
PN4 PN3
D7 D6 D5 D4 D3
SAD6 SAD5 SAD4 SAD3 SAD2
MST TRX BB PIN AL
10 BIT
BSEL1 BSEL0 ALS ES0
SAD
ACK FAST
ACK CCR4 CCR3
BIT MODE
0
SM6 SM5 SM3
00
16
00
16
7220 Group User's Manual
2.3 Memory assignment
State immediately after reset
<
: "0" immediately after reset
0
: "1" immediately after reset
1
: Indeterminate immediately
?
after reset
State immediately after reset
b0 b7
0 0 0
0 0
?
0 P31S P30S
0 0 ?
PW2 PW1 PW0
PN2
D2 D1 D0
SAD1 SAD0 RBW
AAS AD0 LRB 0 0 0
BC2 BC1 BC0
CCR2 CCR1 CCR0
SM2 SM1 SM0
>
b0
?
00
16
?
00
16
?
00
16
? ? ? ? ?
00
16
?
?
?
?
? ? ?
00
16
?
00
16
?
? ? ? ? ?
?
?
?
?
?
00
16
00
16
?
00
16
1 0 0 0 ?
00
16
00
16
00
16
?
00
16
00
16
2-13