Embedded Flash Memory; Flash Memory Read Interface; Table 2. Flash Module Organization - ST STM32F205 series Reference Manual

RM0033
2.3.3

Embedded Flash memory

The Flash memory has the following main features:
•
Capacity up to 1 Mbyte
•
128 bits wide data read
•
Byte, half-word, word and double word write
•
Sector and mass erase
•
Memory organization
The Flash memory is organized as follows:
–
–
–
–
Block
Main memory
2.3.4

Flash memory read interface

Relation between CPU clock frequency and Flash memory read time
To correctly read data from Flash memory, the number of wait states (LATENCY) must be
correctly programmed in the
frequency of the Cortex
correspondence between wait states and core clock frequency.
A main memory block divided into 4 sectors of 16 Kbytes, 1 sector of 64 Kbytes,
and 7 sectors of 128 Kbytes
System memory from which the device boots in System memory boot mode
512 OTP (one-time programmable) bytes for user data
The OTP area contains 16 additional bytes used to lock the corresponding OTP
data block.
Option bytes to configure read and write protection, BOR level, watchdog
software/hardware and reset when the device is in Standby or Stop mode

Table 2. Flash module organization

Name
Sector 0
Sector 1
Sector 2
Sector 3
Sector 4
Sector 5
Sector 6
.
.
.
Sector 11
System memory
OTP
Option bytes
Flash access control register (FLASH_ACR)
®
-M3 clock and the supply voltage of the device.
Block base addresses
0x0800 0000 - 0x0800 3FFF
0x0800 4000 - 0x0800 7FFF
0x0800 8000 - 0x0800 BFFF
0x0800 C000 - 0x0800 FFFF
0x0801 0000 - 0x0801 FFFF
0x0802 0000 - 0x0803 FFFF
0x0804 0000 - 0x0805 FFFF
0x080E 0000 - 0x080F FFFF
0x1FFF 0000 - 0x1FFF 77FF
0x1FFF 7800 - 0x1FFF 7A0F
0x1FFF C000 - 0x1FFF C00F
RM0033 Rev 8
Memory and bus architecture
.
.
.
according to the
Table 3
Size
16 Kbyte
16 Kbyte
16 Kbyte
16 Kbyte
64 Kbyte
128 Kbyte
128 Kbyte
.
.
.
128 Kbyte
30 Kbyte
528 bytes
16 bytes
shows the
55/1378
60