Analog-to-digital converter (ADC)
10.4
Data alignment
The ALIGN bit in the ADC_CR2 register selects the alignment of the data stored after
conversion. Data can be right- or left-aligned as shown in
The converted data value from the injected group of channels is decreased by the user-
defined offset written in the ADC_JOFRx registers so the result can be a negative value.
The SEXT bit represents the extended sign value.
For channels in a regular group, no offset is subtracted so only twelve bits are significant.
Injected group
SEXT
Regular group
0
Injected group
SEXT
Regular group
D11
Special case: when left-aligned, the data are aligned on a half-word basis except when the
resolution is set to 6-bit. in that case, the data are aligned on a byte basis as shown in
Figure
34.
Injected group
SEXT
Regular group
0
220/1378
Figure 32. Right alignment of 12-bit data
SEXT
SEXT
SEXT
D11
D10
0
0
0
D11
D10
Figure 33. Left alignment of 12-bit data
D11
D10
D9
D8
D7
D10
D9
D8
D7
Figure 34. Left alignment of 6-bit data
SEXT
SEXT
SEXT
SEXT
SEXT
0
0
0
0
D9
D8
D7
D6
D9
D8
D7
D6
D6
D3
D5
D4
D6
D5
D4
D3
D2
SEXT
SEXT
SEXT
D5
0
0
0
D5
D4
RM0033 Rev 8
Figure 32
and
Figure
D5
D4
D3
D2
D1
D5
D4
D3
D2
D2
D1
D0
0
D1
D0
0
0
D3
D2
D1
D0
D4
D3
D2
D1
D0
RM0033
33.
D0
D1
D0
ai16050
0
0
0
0
ai16051
0
0
0
ai16052
Need help?
Do you have a question about the STM32F205 series and is the answer not in the manual?