Table 153. Device-Mode Control And Status Registers - ST STM32F205 series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F205 series:
Table of Contents

Advertisement

USB on-the-go full-speed (OTG_FS)
Table 152. Host-mode control and status registers (CSRs) (continued)
Acronym
OTG_FS_HPRT
OTG_FS_HCCHARx
OTG_FS_HCINTx
OTG_FS_HCINTMSKx
OTG_FS_HCTSIZx
Device-mode CSR map
These registers must be programmed every time the core changes to device mode.
Acronym
OTG_FS_DCFG
OTG_FS_DCTL
OTG_FS_DSTS
OTG_FS_DIEPMSK
OTG_FS_DOEPMSK
OTG_FS_DAINT
OTG_FS_DAINTMSK
OTG_FS_DVBUSDIS
OTG_FS_DVBUSPULSE
OTG_FS_DIEPEMPMSK
OTG_FS_DIEPCTL0
986/1378
Offset
address
OTG_FS Host port control and status register (OTG_FS_HPRT) on
0x440
page 1013
0x500
0x520
OTG_FS Host channel-x characteristics register (OTG_FS_HCCHARx)
(x = 0..7, where x = Channel_number) on page 1016
...
0x5E0
OTG_FS Host channel-x interrupt register (OTG_FS_HCINTx) (x = 0..7,
0x508
where x = Channel_number) on page 1017
OTG_FS Host channel-x interrupt mask register (OTG_FS_HCINTMSKx)
0x50C
(x = 0..7, where x = Channel_number) on page 1018
OTG_FS Host channel-x transfer size register (OTG_FS_HCTSIZx)
0x510
(x = 0..7, where x = Channel_number) on page 1019

Table 153. Device-mode control and status registers

Offset
address
0x800
OTG_FS device configuration register (OTG_FS_DCFG) on page 1020
0x804
OTG_FS device control register (OTG_FS_DCTL) on page 1021
0x808
OTG_FS device status register (OTG_FS_DSTS) on page 1022
OTG_FS device IN endpoint common interrupt mask register
0x810
(OTG_FS_DIEPMSK) on page 1023
OTG_FS device OUT endpoint common interrupt mask register
0x814
(OTG_FS_DOEPMSK) on page 1024
OTG_FS device all endpoints interrupt register (OTG_FS_DAINT) on
0x818
page 1025
OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK) on
0x81C
page 1026
OTG_FS device V
0x828
page 1026
OTG_FS device V
0x82C
on page 1026
OTG_FS device IN endpoint FIFO empty interrupt mask register:
0x834
(OTG_FS_DIEPEMPMSK) on page 1027
OTG_FS device control IN endpoint 0 control register
0x900
(OTG_FS_DIEPCTL0) on page 1027
Register name
Register name
discharge time register (OTG_FS_DVBUSDIS) on
BUS
pulsing time register (OTG_FS_DVBUSPULSE)
BUS
RM0033 Rev 8
RM0033

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F205 series and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32f207 seriesStm32f215 seriesStm32f217 series

Table of Contents