RM0033
CTS
Transmit data register
TDR
TX
Note:
Special behavior of break frames: when the CTS flow is enabled, the transmitter does not
check the CTS input state to send a break.
Universal synchronous asynchronous receiver transmitter (USART)
Figure 246. CTS flow control
Data 2
empty
Stop
Start
Data 1
bit
bit
Writing data 3 in TDR
RM0033 Rev 8
CTS
Data 3
Stop
Data 2
bit
Transmission of Data 3 is
delayed until CTS = 0
CTS
empty
Start
Idle
Data 3
bit
MSv31167V2
669/1378
682
Need help?
Do you have a question about the STM32F205 series and is the answer not in the manual?
Questions and answers