Figure 164. Counter Timing Diagram, Internal Clock Divided By 2; Figure 165. Counter Timing Diagram, Internal Clock Divided By 4; Figure 166. Counter Timing Diagram, Internal Clock Divided By N - ST STM32F205 series Reference Manual

RM0033

Figure 164. Counter timing diagram, internal clock divided by 2

CK_PSC
CNT_EN
Timerclock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag (UIF)

Figure 165. Counter timing diagram, internal clock divided by 4

CK_PSC
CNT_EN
Timerclock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag (UIF)

Figure 166. Counter timing diagram, internal clock divided by N

CK_PSC
Timerclock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag (UIF)
General-purpose timers (TIM9 to TIM14)
0034 0035 0036
0035 0036
1F 20
RM0033 Rev 8
0000 0001 0002 0003
0000 0001
00
MS31079V3
MS31080V3
MS31081V3
443/1378
483