Renesas H8/38024 Hardware Manual page 615

8-bit single-chip microcomputer h8 family/h8/300l super low power series
Hide thumbs Also See for H8/38024:
Table of Contents

Advertisement

SYSCR2—System Control Register 2
Bit
7
Initial value
1
Read/Write
Medium Speed on Flag
0 Operates in active (high-speed) mode
1 Operates in active (medium-speed) mode
Direct Transfer on Flag
0 • When a SLEEP instruction is executed in active mode, a transition is
made to standby mode, watch mode, or sleep mode
• When a SLEEP instruction is executed in subactive mode, a transition is
made to watch mode or subsleep mode
1
• When a SLEEP instruction is executed in active (high-speed) mode, a direct
transition is made to active (medium-speed) mode if SSBY = 0, MSON = 1, and
LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1
• When a SLEEP instruction is executed in active (medium-speed) mode, a direct
transition is made to active (high-speed) mode if SSBY = 0, MSON = 0, and
LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1
• When a SLEEP instruction is executed in subactive mode, a direct
transition is made to active (high-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0,
and MSON = 0, or to active (medium-speed) mode if SSBY = 1, TMA3 = 1,
LSON = 0, and MSON = 1
Noise Elimination Sampling Frequency Select
0 Sampling rate is φ
1 Sampling rate is φ
6
5
1
1
/16
OSC
/4
OSC
H'F1
4
3
NESEL
DTON
MSON
1
0
R/W
R/W
Subactive Mode Clock Select
φ
0
0
/8
W
φ
1
/4
W
φ
*
1
/2
W
Rev. 6.00, 08/04, page 585 of 628
System Control
2
1
SA1
SA0
0
0
R/W
R/W
R/W
*: Don't care
0
0

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/38024f-ztatH8/38124H8/38024s

Table of Contents