Renesas H8/38024 Hardware Manual page 302

8-bit single-chip microcomputer h8 family/h8/300l super low power series
Hide thumbs Also See for H8/38024:
Table of Contents

Advertisement

Block Diagram
Figure 9.8 shows a block diagram of timer G.
φ
φ
/4
W
Noise
TMIG
canceler
NCS
[Legend]
TMG:
Timer mode register G
TCG:
Timer counter G
ICRGF:
Input capture register GF
ICRGR:
Input capture register GR
IRRTG:
Timer G interrupt request flag
NCS:
Noise canceler select
PSS:
Prescaler S
Rev. 6.00, 08/04, page 272 of 628
PSS
Edge
detector
Figure 9.8 Block Diagram of Timer G
TMG
Level
detector
ICRGF
TCG
ICRGR
IRRTG

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/38024f-ztatH8/38124H8/38024s

Table of Contents