Renesas H8/38024 Hardware Manual page 395

8-bit single-chip microcomputer h8 family/h8/300l super low power series
Hide thumbs Also See for H8/38024:
Table of Contents

Advertisement

Sender
Receiver A
(ID = 01)
Serial
data
Figure 10.16 Example of Inter-Processor Communication Using Multiprocessor Format
There is a choice of four data transfer formats. If a multiprocessor format is specified, the parity
bit specification is invalid. See table 10.11 for details.
For details on the clock used in multiprocessor communication, see section 10.3.2, Operation in
Asynchronous Mode.
• Multiprocessor transmitting
Figure 10.17 shows an example of a flowchart for multiprocessor data transmission. This
procedure should be followed for multiprocessor data transmission after initializing SCI3.
Communication line
Receiver B
(ID = 02)
H'01
(MPB = 1)
ID transmission cycle
(specifying the receiver)
(Sending Data H'AA to Receiver A)
Receiver C
(ID = 03)
H'AA
(MPB = 0)
Data transmission cycle
(sending data to the receiver
specified by the ID)
Rev. 6.00, 08/04, page 365 of 628
Receiver D
(ID = 04)
MPB: Multiprocessor bit

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/38024f-ztatH8/38124H8/38024s

Table of Contents