Table of Contents
Advertisement
IRR2—Interrupt Request Register 2
Bit
7
IRRDT
Initial value
0
R/(W) *
Read/Write
A/D Converter Interrupt Request Flag
0 Clearing condition:
1 Setting condition:
Direct Transition Interrupt Request Flag
0 Clearing condition:
When IRRDT = 1, it is cleared by writing 0
1 Setting condition:
When a SLEEP instruction is executed while DTON is set to 1, and a direct transition is made
Note: * Bits 7, 6, and 4 to 0 can only be written with 0, for flag clearing.
6
5
IRRAD
0
R/(W) *
W
Timer FL Interrupt Request Flag
0 Clearing condition:
1 Setting condition:
Timer FH Interrupt Request Flag
0 Clearing condition:
When IRRTFH = 1, it is cleared by writing 0
1 Setting conditions:
When counter FH and output compare register FH match in 8-bit timer mode,
or when 16-bit counters FL and FH and output compare registers FL and
FH match in 16-bit timer mode
Timer G Interrupt Request Flag
0 Clearing condition:
When IRRTG = 1, it is cleared by writing 0
1 Setting conditions:
When the TMIG pin is designated for TMIG input and the designated signal edge is
input, and when TCG overflows while OVIE is set to 1 in TMG
When IRRAD = 1, it is cleared by writing 0
When the A/D converter completes conversion and ADSF is reset
H'F7
4
3
IRRTG
IRRTFH
IRRTFL
0
0
R/(W) *
R/(W) *
R/(W) *
Asynchronous Event Counter Interrupt Request Flag
0 Clearing condition:
When IRREC = 1, it is cleared by writing 0
1 Setting condition:
When the asynchronous event counter value
overflows
Timer C Interrupt Request Flag
0 Clearing condition:
When IRRTC = 1, it is cleared by writing 0
1 Setting condition:
When the timer C counter value overflows (from H'FF to
H'00) or underflows (from H'00 to H'FF)
When IRRTFL = 1, it is cleared by writing 0
When counter FL and output compare register FL match in 8-bit
timer mode
Rev. 6.00, 08/04, page 591 of 628
System Control
2
1
0
IRRTC
IRREC
0
0
0
R/(W) *
R/(W) *
Advertisement
Table of Contents
