Renesas H8/38024 Hardware Manual page 568

8-bit single-chip microcomputer h8 family/h8/300l super low power series
Hide thumbs Also See for H8/38024:
Table of Contents

Advertisement

EBR—Erase Block Register
Bit
7
Initial value
0
Read/Write
Note: Set the bit of EBR to H'00 when erasing.
FENR—Flash Memory Enable Register
Bit
FLSHE
Initial value
Read/Write
R/W
Flash Memory Control Register Enable
0 The flash memory control register cannot be accessed
1 The flash memory control register can be accessed
Rev. 6.00, 08/04, page 538 of 628
6
5
0
0
Blocks 4 to 0
0 When a block of EB4 to EB0 is not selected (initial value)
1 When a block of EB4 to EB0 is selected
7
6
5
0
0
0
H'F023
4
3
EB4
EB3
EB2
0
0
R/W
R/W
R/W
H'F02B
4
3
0
0
Flash Memory
2
1
0
EB1
EB0
0
0
0
R/W
R/W
Flash Memory
2
1
0
0
0
0

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/38024f-ztatH8/38124H8/38024s

Table of Contents