Renesas H8/38024 Hardware Manual page 391

8-bit single-chip microcomputer h8 family/h8/300l super low power series
Hide thumbs Also See for H8/38024:
Table of Contents

Advertisement

• Receiving
Figure 10.13 shows an example of a flowchart for data reception. This procedure should be
followed for data reception after initializing SCI3.
Start
Read bit OER
in SSR
OER = 1?
Read bit RDRF
in SSR
RDRF = 1?
Read receive
data in RDR
Continue data
reception?
Clear bit RE to
0 in SCR3
End
Figure 10.13 Example of Data Reception Flowchart (Synchronous Mode)
[1]
Yes
No
[2]
No
Yes
[4]
Overrun error
processing
[3]
Yes
No
Start overrun
4
error processing
Overrun error
processing
Clear bit OER to
0 in SSR
End of overrun
error processing
[1]
Read bit OER in the serial status register
(SSR) to determine if there is an error.
If an overrun error has occurred, execute
overrun error processing.
[2]
Read SSR and check that bit RDRF is
set to 1. If it is, read the receive data in
RDR. When the RDR data is read, bit
RDRF is cleared to 0 automatically.
[3]
When continuing data reception, finish
reading of bit RDRF and RDR before
receiving the MSB (bit 7) of the current
frame. When the data in RDR is read,
bit RDRF is cleared to 0 automatically.
[4]
If an overrun error has occurred, read bit
OER in SSR, and after carrying out the
necessary error processing, clear bit OER
to 0. Reception cannot be resumed if bit
OER is set to 1.
Rev. 6.00, 08/04, page 361 of 628

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/38024f-ztatH8/38124H8/38024s

Table of Contents