Gsrr1 - Guest Save/Restore Register 1 - IBM A2 User Manual

Table of Contents

Advertisement

14.5.41 GSRR1 - Guest Save/Restore Register 1

Register Short Name:
Decimal SPR Number:
Initial Value:
Slow SPR:
Guest Supervisor Mapping:
Bits
Field Name
32
CM
33:34
///
35
GS
36
///
37
UCLE
38
SPV
39:45
///
46
CE
47
///
48
EE
49
PR
Version 1.3
October 23, 2012
GSRR1
379
0x0000000000000000
N
Y
Initial
Value
0b0
Computation Mode
0
The processor runs in 32-bit mode.
1
The processor runs in 64-bit mode.
0b00
Reserved
0b0
Guest State
When set, indicates that the processor is running in the guest state under the control of an
hypervisor program.
0
The processor is not running in the guest state.
1
The processor is running in the guest state.
0b0
Reserved
0b0
User Cache Locking Enable
0
Cache locking instructions are privileged.
1
Cache locking instructions can be executed in user mode (MSR[PR] = 1).
0b0
Vector Available
0
The processor cannot execute any vector instruction.
1
The processor can execute vector instructions.
0x0
Reserved
0b0
Critical Enable
0
Critical input, watchdog timer, and processor doorbell critical interrupts are dis-
abled.
1
Critical input, watchdog timer, and processor doorbell critical interrupts are
enabled.
0b0
Reserved
0b0
External Enable
0
External input, decrementer, fixed-interval timer, processor doorbell, guest proces-
sor doorbell, and performance monitor interrupts are disabled.
1
External input, decrementer, fixed-interval timer, processor doorbell, guest proces-
sor doorbell, and performance monitor interrupts are enabled.
When an interrupt masked by MSR[EE] is directed to the hypervisor state, the interrupt is
enabled if MSR[EE] = 1 or MSR[GS] = 1 except for the guest processor doorbell, which is
enabled if MSR[EE] = 1 and MSR[GS] = 1.
When an interrupt masked by MSR[EE] is directed to the guest state, the interrupt is
enabled if MSR[EE] = 1 and MSR[GS] = 1.
0b0
Problem State
0
The processor is in supervisor mode, can execute any instruction, and can access
any resource (that is, GPRs, SPRs, MSR, and so forth).
1
The processor is in user mode, cannot execute any privileged instruction, and
cannot access any privileged resource.
Read Access:
Write Access:
Duplicated for Multithread:
Notes:
Scan Ring:
Description
User's Manual
A2 Processor
Priv
Priv
Y
HM
func
Alphabetical Register Listing
Page 591 of 897

Advertisement

Table of Contents
loading

Table of Contents