External Process Id Load Context (Eplc) Register; External Process Id Store Context (Epsc) Register - IBM A2 User Manual

2.11.2 External Process ID Load Context (EPLC) Register

The EPLC register contains fields to provide the context for external process ID load instructions.
Register Short Name:
Decimal SPR Number:
Initial Value:
Slow SPR:
Guest Supervisor Mapping:
Bits Field Name
32 EPR
33 EAS
34 EGS HO
35:39 ///
40:47 ELPID HO
48:49 ///
50:63 EPID

2.11.3 External Process ID Store Context (EPSC) Register

The EPSC register contains fields to provide the context for External Process ID store instructions. The field
encoding is the same as the EPLC register.
Register Short Name:
Decimal SPR Number:
Initial Value:
Slow SPR:
Guest Supervisor Mapping:
Version 1.3
October 23, 2012
EPLC
947
0x0000000000000000
Y
Initial
Value
0b0 External Load Context PR Bit
Used in place of MSR[PR] by the storage access control mechanism when an external pro-
cess ID load instruction is executed.
0 Supervisor mode.
1 User mode.
0b0 External Load Context AS Bit
Used in place of MSR[DS] for translation when an external process ID load instruction is
executed.
0 Address space 0.
1 Address space 1.
0b0 External Load Context GS Bit
Used in place of MSR[GS] for translation when an external process ID load instruction is
executed.
0 Embedded hypervisor state.
1 Guest state.
This field is only writable in hypervisor state.
0x0 Reserved
0x0 External Load Context Logical Process ID Value
Used in place of LPID register value for load translation when an external PID load instruc-
tion is executed. Compared with TLB[TLPID] during translation.
This field is only writable in hypervisor state.
0b00 Reserved
0x0 External Load Context Process ID Value
Used in place of all process ID register values for translation when an external process ID
load instruction is executed.
EPSC
948
0x0000000000000000
Y
Read Access:
Write Access:
Duplicated for Multithread:
Notes:
Scan Ring:
Description
HO
HO
Read Access:
Write Access:
Duplicated for Multithread:
Notes:
Scan Ring:
User's Manual
A2 Processor
Priv
Priv
Y
HM
func
Priv
Priv
Y
HM
func
CPU Programming Model
Page 119 of 864