Xilinx Virtex-4 RocketIO User Manual page 51

R
Table 1-11: RocketIO MGT PMA Attributes (Continued)
Attribute
TXPOST_TAP_DAC
TXHIGHSIGNALEN
TXPOST_TAP_PD
TXPRE_TAP_DAC
TXPRE_TAP_PD
TXSLEWRATE
TXTERMTRIM
Clocks
RXCLKMODE
RXOUTDIV2SEL
RXPLLNDIVSEL
RXPMACLKSEL
RXRECCLK1_USE_SYNC
Virtex-4 RocketIO MGT User Guide
UG076 (v4.1) November 2, 2008
Type
5-bit Transmitter post-cursor amplitude control. See
Binary Emphasis" in Chapter
TRUE/FALSE. This attribute controls the line driver strength.
TRUE: XFP is not used
Boolean
FALSE: XFP is used
See "Output Swing and Emphasis" in Chapter
TRUE/FALSE. Transmitter post-cursor amplitude control.
TRUE: Disable post-cursor amplitude control
FALSE: Enable post-cursor amplitude control
Boolean
See "Emphasis" in Chapter
Note that this must be set FALSE for serial loopback to work
properly.
5-bit Transmitter pre-cursor amplitude control. See
Binary Emphasis" in Chapter
TRUE/FALSE. Transmitter pre-cursor pre-emphasis control.
TRUE: Disable pre-cursor pre-emphasis
Boolean
FALSE: Enable pre-cursor pre-emphasis
See "Emphasis" in Chapter
FALSE/TRUE. Select reduced slew rate on transmitter output.
Boolean
FALSE: Select standard output slew rate
TRUE: Select reduced output slew rate
4-bit
Resistive line driver termination trim. The default is 1100.
Binary
6-bit Sets the internal clocking modes. See
Binary and Resets."
Frequency acquisition loop output divide. See
Integer
Timing, and Resets"
Frequency acquisition loop feedback divide for the RX PLL. See
Integer Chapter 2, "Clocking, Timing, and Resets"
value.
REFCLK1, REFCLK2, GREFCLK. Selects reference clock input for
receive PLL.
REFCLK1: Select REFCLK1 input (DRP value 00).
String
REFCLK2: Select REFCLK2 input (DRP value 01).
GREFCLK: Select GREFCLK input (DRP value 10).
See Chapter 2, "Clocking, Timing, and Resets"
FALSE/TRUE.
FALSE: RXRECCLK1 = synchronous PCS RXCLK
Boolean
TRUE: RXRECCLK1 = asynchronous PCS RXCLK
See Chapter 2, "Clocking, Timing, and Resets"
www.xilinx.com
Description
"Output Swing and
4.
4.
4.
"Output Swing and
4.
4.
Chapter 2, "Clocking, Timing,
Chapter 2, "Clocking,
for setting the correct value.
for setting the correct
for more details.
for more details.
Attributes
51